



Digital Design Verification

**Lab Manual # 39 – Layered Testbench in SystemVerilog**

**Release: 1.0 Date: 31-July-2024**

**NUST Chip Design Centre (NCDC), Islamabad, Pakistan**

***Copyrights ©,*** *NUST Chip Design Centre (NCDC). All Rights Reserved. This document is prepared by NCDC and is for intended recipients only. It is not allowed to copy, modify, distribute or share, in part or full, without the consent of NCDC officials.*

**Revision History**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Revision Number** | **Revision Date** | **Revision By** | **Nature of Revision** | **Approved By** |
| 1.0 | 31/07/2024 | Amber Khan | Complete Manual | - |

# Contents

[Contents 2](#_bookmark0)

[Objective 3](#_bookmark1)

[Tools 3](#_bookmark2)

[Instructions for Lab Tasks 3](#_bookmark3)

[Lab Task 1: Buildiing the Transaction Class 3](#_bookmark4)

[Lab Task 2: Creating the Generator and Driver Classes 4](#_TOC_250001)

[Lab Task 3: Creating the Monitor and Scoreboard Classes 5](#_bookmark4)

[Lab Task 4: Building the Environment and Testbench Program 5](#_TOC_250000)

# Objective

The objectives of this lab are

* To use a layered testbench for verifying memory features.
* To construct and integrate transaction classes, generators, drivers, monitors, and scoreboards into a verification environment.
* To implement and manage a wrapper environment that manages the verification process effectively.
* To execute the integrated test environment, analyze outputs, and validate the memory behavior against expected outcomes.
* To enhance troubleshooting skills by resolving errors and refining the verification process based on simulation feedback.

In this lab, we will be verifying the same memory module we've worked on before, but this time using a structured layered testbench approach. For memory specifications, you can look back at the earlier labs.

# Tools

* SystemVerilog
* Cadence Xcelium

# Instructions for Lab Tasks

The submission must follow the hierarchy below, with the folder named after the student (no spaces), and the file names exactly as listed below.

## ./student\_name/

## ├── Task/

## │ ├── mem\_interafce.sv

## │ ├── transaction.sv

## │ ├── generator.sv

## │ ├── driver.sv

## │ ├── monitor.sv

## │ ├── scoreboard.sv

## │ ├── env.sv

## │ ├── test.sv

## │ ├── testbench.sv

│

**Lab Task 1: Building the Transaction Class**

To create a transaction class encapsulating memory interface signals and methods for display and randomization.

### Modifying the Transaction class

Working in the Task1 directory, modify the transaction.sv file as follows:

1. Add memory interface signals as class properties.
2. Create a class constructor to initialize class properties.
3. Implement a display method to print out all properties of a transaction class.
4. Add constraints to control whether the operation is a write or read, ensuring that each transaction is correctly classified and executed as intended.

# Lab Task 2: Creating the Generator and Driver classes

Develop a generator to create different transactions and a driver to drive those transactions to the DUT.

### Creating Generator Class

Create the generator class in the file generator.sv as follows:

1. Add class properties to the generator class. The properties should include a transaction object, two mailboxes (one for sending transactions to the driver and one for the scoreboard), an int repeat count to specify the number of transactions to be generated by driver, and an event to signal the completion of transaction generation.
2. Write the constructor for the generator class. It should initialize the mailboxes and set the repeat count based on an input argument. Also, instantiate the transaction object.
3. Implement the run task as class method. In this task, generate random transactions up to the specified repeat count using randomize() method. You can control the type of transaction (write or read) using constraints. After randomizing, send different copies of transaction to both the driver and the scoreboard through mailboxes. Once required number of transactions are generated, trigger the completion event.

Remember to include error handling for the randomize method if the transaction fails to randomize due to conflicting constraints.

### Creating Driver Class

Create the driver class in the file driver.sv as follows:

1. Define class properties including a transaction object, a mailbox for incoming transactions, a virtual interface to the DUT, and an integer for tracking the number of transactions received from generator.
2. Create the driver class constructor to initialize the virtual interface and transaction mailbox.
3. Implement a run task that uses a forever loop to continuously receive transactions from the mailbox and drive them to the DUT via the virtual interface, ensuring that transactions are driven on the inactive edge of the clock. At the end of each iteration, increment the int that stores the number of transactions received.

# Lab Task 3: Creating the Monitor and Scoreboard Classes

Develop a monitor to observe the DUT responses and a scoreboard to compare those responses against expected results.

### Creating Monitor Class

Create the monitor class in the file monitor.sv as follows:

1. Define class properties for the monitor class. These should include a virtual interface to the DUT and a mailbox to send monitored transactions to the scoreboard.
2. Write the constructor for the monitor class to initialize the virtual interface.
3. Implement the run method. This method should continuously monitor the DUT's output using the virtual interface. For each observed response, package the data into a transaction object and send it to the scoreboard mailbox for verification.

Ensure the monitor captures the DUT responses at the correct times for accurate results, avoiding transient states that could lead to verification errors.

### Creating Scoreboard Class

Create the scoreboard class in the file scoreboard.sv as follows:

1. Define class properties for the scoreboard class. The properties should include two mailboxes: one to receive transactions from the generator and one to receive transactions from the monitor. Also add an int for tracking number of transactions received, associative array to model the memory behavior and an int to count the number of errors.
2. Write the constructor for the scoreboard class that initializes both mailboxes.
3. Implement a run task that uses a forever loop to continuously receive transactions from the generator and monitor through corresponding mailboxes. If write transaction is received from generator then write corresponding data to the associative array. If read transaction is received from the monitor the compare the read data with the data stored in associative array at

corresponding address, increment error count if the data doesn’t match. At the end of each iteration, increment the int that stores the number of transactions received.

# Lab Task 4: Building the Environment and Testbench Program

Develop a wrapper environment class that integrates the generator, driver, monitor, and scoreboard classes, and construct a testbench program to initiate and control the verification process.

### Creating Environment Class

Create the environment class in the file env.sv as follows:

1. Add class properties including a virtual memory interface (virtual mem\_intf), three mailbox handles for generator to driver (gen2driv), generator to scoreboard(gen2scb) and monitor to scoreboard (mon2scb), instances of generator, driver, monitor, and scoreboard, and an event (gen\_ended) to signal the end of transaction generation.
2. Write the constructor, The constructor should take two inputs virtual interface and repeat count. In this constructor first create instances of mailboxes and then construct object of generator, driver, monitor and scoreboard using the virtual interface, repeat count, end of generator event and the mailboxes.
3. Create the test task to start the generator, driver, monitor, and scoreboard using a fork...join\_any construct, allowing them to execute in parallel.
4. Create the post\_test task to first wait until generator has finished producing all transactions, and that both the driver and the scoreboard have received the correct number of transactions equal to the repeat count. At the end, use error count of scoreboard object to display the pass/failed status of test.
5. Implement the run method. This method should sequentially executes test()**,** post\_test() and then finish the simulation using $finish.

### Creating the Testbench Program

Compose the testbench program in the file random\_test.sv as follows:

1. Declare an environment class instance within the test program. Instantiate the environment class, passing it the virtual interface and the repeat count.
2. Within an initial block, simply call the run task of the environment instance.

### Running the Simulation

1. Run the simulation. Monitor the process through waveforms and console outputs to observe and verify the DUT’s responses.
2. If errors occur, troubleshoot by examining the waveforms and log files. Adjust the testbench components if necessary to resolve any issues.